Skip to content

Commit aeae8cf

Browse files
asi-scdnpetrov-scaaa-sc
committed
[RISCV] Add Syntacore SCR5 RV32/64 processors definition
Syntacore SCR5 is an entry-level Linux-capable 32/64-bit RISC-V processor core. Overview: https://syntacore.com/products/scr5 Co-authored-by: Dmitrii Petrov <dmitrii.petrov@syntacore.com> Co-authored-by: Anton Afanasyev <anton.afanasyev@syntacore.com>
1 parent 7195572 commit aeae8cf

File tree

4 files changed

+59
-6
lines changed

4 files changed

+59
-6
lines changed

‎clang/test/Driver/riscv-cpus.c

Lines changed: 28 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -459,3 +459,31 @@
459459

460460
// RUN: %clang --target=riscv64 -### -c %s 2>&1 -mtune=syntacore-scr4-rv64 | FileCheck -check-prefix=MTUNE-SYNTACORE-SCR4-RV64 %s
461461
// MTUNE-SYNTACORE-SCR4-RV64: "-tune-cpu" "syntacore-scr4-rv64"
462+
463+
// RUN: %clang --target=riscv32 -### -c %s 2>&1 -mcpu=syntacore-scr5-rv32 | FileCheck -check-prefix=MCPU-SYNTACORE-SCR5-RV32 %s
464+
// MCPU-SYNTACORE-SCR5-RV32: "-target-cpu" "syntacore-scr5-rv32"
465+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+m"
466+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+a"
467+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+f"
468+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+d"
469+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+c"
470+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+zicsr"
471+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-feature" "+zifencei"
472+
// MCPU-SYNTACORE-SCR5-RV32-SAME: "-target-abi" "ilp32d"
473+
474+
// RUN: %clang --target=riscv32 -### -c %s 2>&1 -mtune=syntacore-scr5-rv32 | FileCheck -check-prefix=MTUNE-SYNTACORE-SCR5-RV32 %s
475+
// MTUNE-SYNTACORE-SCR5-RV32: "-tune-cpu" "syntacore-scr5-rv32"
476+
477+
// RUN: %clang --target=riscv64 -### -c %s 2>&1 -mcpu=syntacore-scr5-rv64 | FileCheck -check-prefix=MCPU-SYNTACORE-SCR5-RV64 %s
478+
// MCPU-SYNTACORE-SCR5-RV64: "-target-cpu" "syntacore-scr5-rv64"
479+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+m"
480+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+a"
481+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+f"
482+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+d"
483+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+c"
484+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+zicsr"
485+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-feature" "+zifencei"
486+
// MCPU-SYNTACORE-SCR5-RV64-SAME: "-target-abi" "lp64d"
487+
488+
// RUN: %clang --target=riscv64 -### -c %s 2>&1 -mtune=syntacore-scr5-rv64 | FileCheck -check-prefix=MTUNE-SYNTACORE-SCR5-RV64 %s
489+
// MTUNE-SYNTACORE-SCR5-RV64: "-tune-cpu" "syntacore-scr5-rv64"

‎clang/test/Misc/target-invalid-cpu-note.c

Lines changed: 4 additions & 5 deletions
Original file line numberDiff line numberDiff line change
@@ -81,17 +81,16 @@
8181

8282
// RUN: not %clang_cc1 -triple riscv32 -target-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix RISCV32
8383
// RISCV32: error: unknown target CPU 'not-a-cpu'
84-
// RISCV32-NEXT: note: valid target CPU values are: generic-rv32, rocket-rv32, sifive-e20, sifive-e21, sifive-e24, sifive-e31, sifive-e34, sifive-e76, syntacore-scr1-base, syntacore-scr1-max, syntacore-scr3-rv32, syntacore-scr4-rv32{{$}}
84+
// RISCV32-NEXT: note: valid target CPU values are: generic-rv32, rocket-rv32, sifive-e20, sifive-e21, sifive-e24, sifive-e31, sifive-e34, sifive-e76, syntacore-scr1-base, syntacore-scr1-max, syntacore-scr3-rv32, syntacore-scr4-rv32, syntacore-scr5-rv32{{$}}
8585

8686
// RUN: not %clang_cc1 -triple riscv64 -target-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix RISCV64
8787
// RISCV64: error: unknown target CPU 'not-a-cpu'
88-
// RISCV64-NEXT: note: valid target CPU values are: generic-rv64, rocket-rv64, sifive-p450, sifive-p470, sifive-p670, sifive-s21, sifive-s51, sifive-s54, sifive-s76, sifive-u54, sifive-u74, sifive-x280, spacemit-x60, syntacore-scr3-rv64, syntacore-scr4-rv64, veyron-v1, xiangshan-nanhu{{$}}
88+
// RISCV64-NEXT: note: valid target CPU values are: generic-rv64, rocket-rv64, sifive-p450, sifive-p470, sifive-p670, sifive-s21, sifive-s51, sifive-s54, sifive-s76, sifive-u54, sifive-u74, sifive-x280, spacemit-x60, syntacore-scr3-rv64, syntacore-scr4-rv64, syntacore-scr5-rv64, veyron-v1, xiangshan-nanhu{{$}}
8989

9090
// RUN: not %clang_cc1 -triple riscv32 -tune-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix TUNE-RISCV32
9191
// TUNE-RISCV32: error: unknown target CPU 'not-a-cpu'
92-
// TUNE-RISCV32-NEXT: note: valid target CPU values are: generic-rv32, rocket-rv32, sifive-e20, sifive-e21, sifive-e24, sifive-e31, sifive-e34, sifive-e76, syntacore-scr1-base, syntacore-scr1-max, syntacore-scr3-rv32, syntacore-scr4-rv32, generic, rocket, sifive-7-series{{$}}
92+
// TUNE-RISCV32-NEXT: note: valid target CPU values are: generic-rv32, rocket-rv32, sifive-e20, sifive-e21, sifive-e24, sifive-e31, sifive-e34, sifive-e76, syntacore-scr1-base, syntacore-scr1-max, syntacore-scr3-rv32, syntacore-scr4-rv32, syntacore-scr5-rv32, generic, rocket, sifive-7-series{{$}}
9393

9494
// RUN: not %clang_cc1 -triple riscv64 -tune-cpu not-a-cpu -fsyntax-only %s 2>&1 | FileCheck %s --check-prefix TUNE-RISCV64
9595
// TUNE-RISCV64: error: unknown target CPU 'not-a-cpu'
96-
// TUNE-RISCV64-NEXT: note: valid target CPU values are: generic-rv64, rocket-rv64, sifive-p450, sifive-p470, sifive-p670, sifive-s21, sifive-s51, sifive-s54, sifive-s76, sifive-u54, sifive-u74, sifive-x280, spacemit-x60, syntacore-scr3-rv64, syntacore-scr4-rv64, veyron-v1, xiangshan-nanhu, generic, rocket, sifive-7-series{{$}}
97-
96+
// TUNE-RISCV64-NEXT: note: valid target CPU values are: generic-rv64, rocket-rv64, sifive-p450, sifive-p470, sifive-p670, sifive-s21, sifive-s51, sifive-s54, sifive-s76, sifive-u54, sifive-u74, sifive-x280, spacemit-x60, syntacore-scr3-rv64, syntacore-scr4-rv64, syntacore-scr5-rv64, veyron-v1, xiangshan-nanhu, generic, rocket, sifive-7-series{{$}}

‎llvm/docs/ReleaseNotes.rst

Lines changed: 1 addition & 1 deletion
Original file line numberDiff line numberDiff line change
@@ -106,7 +106,7 @@ Changes to the RISC-V Backend
106106
* `.balign N, 0`, `.p2align N, 0`, `.align N, 0` in code sections will now fill
107107
the required alignment space with a sequence of `0x0` bytes (the requested
108108
fill value) rather than NOPs.
109-
* Added Syntacore SCR4 CPUs: ``-mcpu=syntacore-scr4-rv32/64``
109+
* Added Syntacore SCR4 and SCR5 CPUs: ``-mcpu=syntacore-scr4/5-rv32/64``
110110
* ``-mcpu=sifive-p470`` was added.
111111

112112
Changes to the WebAssembly Backend

‎llvm/lib/Target/RISCV/RISCVProcessors.td

Lines changed: 26 additions & 0 deletions
Original file line numberDiff line numberDiff line change
@@ -357,6 +357,32 @@ def SYNTACORE_SCR4_RV64 : RISCVProcessorModel<"syntacore-scr4-rv64",
357357
FeatureStdExtC],
358358
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
359359

360+
def SYNTACORE_SCR5_RV32 : RISCVProcessorModel<"syntacore-scr5-rv32",
361+
NoSchedModel,
362+
[Feature32Bit,
363+
FeatureStdExtI,
364+
FeatureStdExtZicsr,
365+
FeatureStdExtZifencei,
366+
FeatureStdExtM,
367+
FeatureStdExtA,
368+
FeatureStdExtF,
369+
FeatureStdExtD,
370+
FeatureStdExtC],
371+
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
372+
373+
def SYNTACORE_SCR5_RV64 : RISCVProcessorModel<"syntacore-scr5-rv64",
374+
NoSchedModel,
375+
[Feature64Bit,
376+
FeatureStdExtI,
377+
FeatureStdExtZicsr,
378+
FeatureStdExtZifencei,
379+
FeatureStdExtM,
380+
FeatureStdExtA,
381+
FeatureStdExtF,
382+
FeatureStdExtD,
383+
FeatureStdExtC],
384+
[TuneNoDefaultUnroll, FeaturePostRAScheduler]>;
385+
360386
def VENTANA_VEYRON_V1 : RISCVProcessorModel<"veyron-v1",
361387
NoSchedModel,
362388
[Feature64Bit,

0 commit comments

Comments
 (0)