Skip to content

Commit 98e6301

Browse files
committed
fix type warning
1 parent 8accd6a commit 98e6301

File tree

1 file changed

+2
-2
lines changed

1 file changed

+2
-2
lines changed

shared/src/main/scala/org/sireum/anvil/HwSynthesizer.scala

Lines changed: 2 additions & 2 deletions
Original file line numberDiff line numberDiff line change
@@ -1163,7 +1163,7 @@ import HwSynthesizer._
11631163
|class ${moduleName}Bench extends AnyFlatSpec with ChiselScalatestTester {
11641164
| "${moduleName}Bench" should "work" in {
11651165
| test(new ${moduleName}()).withAnnotations(Seq(WriteVcdAnnotation, VerilatorBackendAnnotation)) { dut =>
1166-
| dut.clock.setTimeout(3000)
1166+
| dut.clock.setTimeout(10000)
11671167
|
11681168
| dut.reset.poke(true.B)
11691169
| for (i <- 0 until (5)) {
@@ -1677,7 +1677,7 @@ import HwSynthesizer._
16771677
val jST = processJumpIntrinsic(BlockLog.getBlock)
16781678
val ipType: IpType = if(DivRemLog.isDivisionInBlock()) BinaryIP(AST.IR.Exp.Binary.Op.Div, T) else BinaryIP(AST.IR.Exp.Binary.Op.Rem, T)
16791679
val indexerName: String = getIpInstanceName(ipType).get
1680-
val activeIndex = if(DivRemLog.isDivisionInBlock()) DivRemLog.divisionActiveIndex else DivRemLog.remainderActiveIndex
1680+
val activeIndex: Z = if(DivRemLog.isDivisionInBlock()) DivRemLog.divisionActiveIndex else DivRemLog.remainderActiveIndex
16811681
st"""
16821682
|when(${indexerName}_${activeIndex}.io.valid) {
16831683
| ${jST.render}

0 commit comments

Comments
 (0)