Skip to content
@10x-Engineers

10xEngineers

Popular repositories Loading

  1. Infinite-ISP Infinite-ISP Public

    A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application level.

    Python 205 53

  2. Infinite-ISP_TuningTool Infinite-ISP_TuningTool Public

    Infinite-ISP Tuning Tool is a console-based ISP (image signal processor) tuning application that is specifically designed to tune various modules in the Infinite-ISP_GM.

    Python 26 8

  3. Infinite-ISP_ReferenceModel Infinite-ISP_ReferenceModel Public

    A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.

    Python 21 12

  4. clang-builtin-tutorial clang-builtin-tutorial Public

    16 2

  5. Infinite-ISP_FPGABinaries Infinite-ISP_FPGABinaries Public

    Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI Starter Kit and Efinix® Titanium Ti180 J484 Development Kit

    Python 9 5

  6. tutorial-llvm-pass tutorial-llvm-pass Public

    C++ 8

Repositories

Showing 10 of 65 repositories
  • MLIR Public

    MLIR Tutorial

    10x-Engineers/MLIR’s past year of commit activity
    C++ 2 0 0 1 Updated Apr 4, 2025
  • cva6 Public Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    10x-Engineers/cva6’s past year of commit activity
    Assembly 2 750 0 0 Updated Apr 4, 2025
  • iree-fork Public Forked from iree-org/iree

    A retargetable MLIR-based machine learning compiler and runtime toolkit.

    10x-Engineers/iree-fork’s past year of commit activity
    C++ 0 Apache-2.0 704 0 0 Updated Mar 23, 2025
  • basejump_stl_fork Public Forked from bespoke-silicon-group/basejump_stl

    BaseJump STL: A Standard Template Library for SystemVerilog

    10x-Engineers/basejump_stl_fork’s past year of commit activity
    SystemVerilog 0 105 0 0 Updated Mar 21, 2025
  • iopmp-spec Public Forked from riscv-non-isa/iopmp-spec

    This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.

    10x-Engineers/iopmp-spec’s past year of commit activity
    Makefile 0 CC-BY-4.0 7 0 0 Updated Mar 20, 2025
  • cvw Public Forked from openhwgroup/cvw

    CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

    10x-Engineers/cvw’s past year of commit activity
    SystemVerilog 0 275 0 0 Updated Mar 13, 2025
  • cvw-arch-verif Public Forked from openhwgroup/cvw-arch-verif

    The purpose of the repo is to support CORE-V Wally architectural verification

    10x-Engineers/cvw-arch-verif’s past year of commit activity
    SystemVerilog 0 32 0 0 Updated Feb 14, 2025
  • Infinite-ISP_ReferenceModel Public

    A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.

    10x-Engineers/Infinite-ISP_ReferenceModel’s past year of commit activity
    Python 21 Apache-2.0 12 6 (1 issue needs help) 3 Updated Feb 6, 2025
  • Infinite-ISP Public

    A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application level.

    10x-Engineers/Infinite-ISP’s past year of commit activity
    Python 205 Apache-2.0 53 16 (2 issues need help) 0 Updated Feb 6, 2025
  • Infinite-ISP_FPGABinaries Public

    Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI Starter Kit and Efinix® Titanium Ti180 J484 Development Kit

    10x-Engineers/Infinite-ISP_FPGABinaries’s past year of commit activity
    Python 9 Apache-2.0 5 0 1 Updated Dec 30, 2024