Skip to content
View Archit-halder's full-sized avatar
🏠
Working from home
🏠
Working from home

Block or report Archit-halder

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Viterbi-Algorithm Viterbi-Algorithm Public

    This is about the implementation of (2,1,4) Convolutional Encoder and Viterbi Decoder using Verilog VHDL.

    Verilog 12 4

  2. Mycodes Mycodes Public

    For testing purpose

    1

  3. avmm_sha3 avmm_sha3 Public

    Forked from BharathS11/avmm_sha3

    UVM testbench for an sha3 implementation with Avalon MM interface

    Verilog 1

  4. avst_adder avst_adder Public

    Forked from euvm/avst_adder

    Example setup for UVM driven Icarus Verilog Simulation

    D 1

  5. portfolio portfolio Public

    Forked from ab-hi/portfolio

    my personal resume website

    HTML 1

  6. SPI-Interface SPI-Interface Public

    Forked from Anjali-287/SPI-Interface

    UVM Testbench to verify serial transmission of data between SPI master and slave

    SystemVerilog 1