Skip to content

Five-stage pipeline mips cpu with interrupts and predictor

Notifications You must be signed in to change notification settings

RickWei/mips_cpu

Repository files navigation

mips_cpu

Five-stage pipeline mips cpu
Using dynamic Branch Prediction with 2-bit state and LRU
Supporting 3 interrupts with entry address 0xD00 0xE00 0xF00

About

Five-stage pipeline mips cpu with interrupts and predictor

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published