Skip to content

Navigation Menu

Appearance settings

cambridgehackers

Explore
By company size
By use case
By industry
View all solutions
Topics
- AI
- DevOps
- Security
- Software Development
- View all
Explore
- GitHub Sponsors
  Fund open source developers
- The ReadME Project
  GitHub community articles
Repositories
- Enterprise platform
  AI-powered developer platform
Available add-ons
Pricing

Search code, repositories, users, issues, pull requests...

Search

Clear

Search syntax tips

Provide feedback

We read every piece of feedback, and take your input very seriously.

Include my email address so I can be contacted

Saved searches

Use saved searches to filter your results more quickly

Name

Query

To see all available qualifiers, see our documentation.

Appearance settings

You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session.

Dismiss alert

cambridgehackers

17 followers
http://www.connectal.org/

Overview
Repositories
Projects
Packages
People

More

Overview
Repositories
Projects
Packages
People

Pinned Loading

connectal connectal Public

Connectal is a framework for software-driven hardware development.

Bluespec 170 50
zynq-boot zynq-boot Public

Scripts to create a boot.bin file for linux on Xilinx Zync

C 24 12
atomicc-examples atomicc-examples Public

SystemVerilog 2

Repositories

Loading

Type

Select type

All Public Sources Forks Archived Mirrors Templates

Language

Select language

All Bluespec C C++ Dart Haskell HTML Java JavaScript Jupyter Notebook LLVM Makefile Python QML Shell SystemVerilog Tcl TeX Verilog VHDL

Sort

Select order

Last updated Name Stars

Showing 10 of 116 repositories

verilator Public Forked from verilator/verilator
Verilator open-source SystemVerilog simulator and lint system

cambridgehackers/verilator’s past year of commit activity

C++ 0 LGPL-3.0 678 0 0 Updated Sep 11, 2024
connectal Public
Connectal is a framework for software-driven hardware development.

cambridgehackers/connectal’s past year of commit activity

Bluespec 170 MIT 50 28 1 Updated Oct 16, 2023
open-src-cvc Public
Mirror of tachyon-da cvc Verilog simulator

cambridgehackers/open-src-cvc’s past year of commit activity

C 45 26 4 1 Updated Jul 16, 2023
atomicc Public
Generate Verilog from Atomicc IR files (which are generated from llvm-translate)

cambridgehackers/atomicc’s past year of commit activity

Shell 6 GPL-2.0 1 0 0 Updated Mar 9, 2023
fpgajtag Public
A simple jtag programming tool that has been verified on a variety of Xilinx Series7 platforms.

cambridgehackers/fpgajtag’s past year of commit activity

C 35 14 2 0 Updated May 25, 2022
fpgamake Public
Generates Makefiles to synthesize, place, and route verilog using Vivado

cambridgehackers/fpgamake’s past year of commit activity

Tcl 96 23 2 0 Updated May 24, 2022
buildcache Public
Memoizes execution of build commands

cambridgehackers/buildcache’s past year of commit activity

Python 3 MIT 3 1 0 Updated May 24, 2022
atomicc-examples Public

cambridgehackers/atomicc-examples’s past year of commit activity

SystemVerilog 2 MIT 0 0 0 Updated Jan 14, 2022
linux-xlnx Public Forked from Xilinx/linux-xlnx
The official Linux kernel from Xilinx

cambridgehackers/linux-xlnx’s past year of commit activity

C 2 1,575 0 0 Updated Oct 24, 2021
bsvtokami Public
Translates Bluespec SystemVerilog to Kami for use with the coq proof assistant.

cambridgehackers/bsvtokami’s past year of commit activity

Python 11 MIT 3 0 0 Updated Oct 13, 2021

View all repositories

People

Top languages

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Most used topics

Loading…

Uh oh!

There was an error while loading. Please reload this page.

Footer

© 2025 GitHub, Inc.

Footer navigation

Terms
Privacy
Security
Status
Docs
Contact

You can’t perform that action at this time.