Update assembly examples for VERA v0.9 #115
Open
Conversation
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Merged
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
A little over a year ago, the VERA protocol changed. In particular, the bank $F was removed and all of its registers were moved either to the 6502's address space or the rail end of bank $1. This updates the code in
/assemblyto use the new layout, allowing it to work with both r38 and the master branch of the emulator.Since more 6502 IO addresses were added, I had to update
vera.incto include the new addresses. The documentation in the x16-docs repo has names for them, but has them in all uppercase, as opposed to the existing all lowercase names. I opted to replace all the variables with all uppercase names prefixed withVERA_to keep things consistent with the documentation. EDIT: I realized all these variables were defined in the ROM code here, so I copy-pasted that instead. There are some minor differences (egVERA_ADDRx_LbecomesVERA_ADDR_L), but this should keep things more consistent.I think we should also rename the files in here. The names "mode 4" and "mode 7" refer to features of the VERA v0.8 specification. VERA used to have 8 video modes that defined the bit depth, tilemap/bitmap mode, and 16 or 256 color text. Now VERA separates the three into separate configuration values. I renamed the demos to "tilemap" and "bitmap" demo, as they better reflect what they are demos of in the new protocol.