Skip to content

Create DCS-7700R4C-38PE-F.yaml #3164

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Open
wants to merge 2 commits into
base: master
Choose a base branch
from

Conversation

visezion
Copy link
Contributor

No description provided.

It provides 14.4 Tbps of wire-speed performance with 16GB of buffers, optimized for AI/ML workloads.
[Arista 7700R4 Series Overview](https://www.arista.com/en/products/7700r4-series)

power-ports:
Copy link
Collaborator

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

As these PSUs are FRUs they should be modeled as module-bays

@harryajc harryajc added the status: revisions needed This issue requires additional information to be actionable label May 20, 2025
@visezion visezion requested a review from harryajc May 21, 2025 06:14
@harryajc
Copy link
Collaborator

Hi @visezion
Please complete all requested changes

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
status: revisions needed This issue requires additional information to be actionable
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants