Skip to content

pserb/zephyr

Folders and files

NameName
Last commit message
Last commit date

Latest commit

eb828eb · Jan 2, 2025

History

17 Commits
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025
Jan 2, 2025

Repository files navigation

zephyr

zephyr is an 8 bit CPU

building

create a program

cd zephyr
vim asm/file.asm

assemble it

make assemble FILE=file.asm

copy outputted Verilog into testbench/zephyr_tb.v ~line 44
compile and run the testbench

make

Learn more about the architecture: https://www.pserb.me/projects/zephyr

supported instructions

  • LOAD
  • STR

example usage

LOAD R0, [15] "load into register R0 the value at memory location 15 (0xF)" in binary, this instruction is 01 00 1111

  • LOAD = 01
  • RO = 00
  • [15] = 1111

About

zephyr is a CPU built in verilog

Resources

Stars

Watchers

Forks

Releases

No releases published

Packages

No packages published