Exerting coherency between caches with protocols in a Memory-Shared Multiprocessors system whether it has uniform memory access(UMA, symmetric) or not(non-UMA).
cache verilog computer-architecture memory-hierarchy computer-organization multiprocessor cache-memory coherence-protocol
-
Updated
Aug 23, 2022 - Verilog