#

debouncing

Here are 2 public repositories matching this topic...

krish1925 / Texas-Holdem-Poker

Implementation of Texas Hold'em Poker on Verilog(Basys3 FGPA)

c poker signal-processing verilog debouncing basys3 logic-design

Updated May 11, 2024
Verilog

ellisgl / addressable-debouncer-verilog

Addressable 8 SPDT debouncer in Verilog

fpga verilog debounce debouncing cpld debounce-button

Updated Jun 28, 2020
Verilog

Improve this page

Add a description, image, and links to the debouncing topic page so that developers can more easily learn about it.

Curate this topic

Add this topic to your repo

To associate your repository with the debouncing topic, visit your repo's landing page and select "manage topics."